|
| Keyword : floorplan
| |
|
Enumerating Floorplans with Aligned Columns
Shin-ichi NAKANO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2025/03/01
Vol. E108-D
No. 3 ;
pp. 181-185
Type of Manuscript:
Special Section PAPER (Special Section on Foundations of Computer Science —Mathematical Foundations of Computer Science and Its Applications—)
Category:
Keyword:
algorithm, enumeration, floorplan, | | | Summary | Full Text:PDF | |
|
A Design Method for Designing Asynchronous Circuits on Commercial FPGAs Using Placement Constraints
Tatsuki OTAKE Hiroshi SAITO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2020/12/01
Vol. E103-A
No. 12 ;
pp. 1427-1436
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
asynchronous circuits, FPGAs, placement constraints, floorplan, | | | Summary | Full Text:PDF | |
|
Enumerating Floorplans with Columns
Katsuhisa YAMANAKA Md. Saidur RAHMAN Shin-ichi NAKANO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2018/09/01
Vol. E101-A
No. 9 ;
pp. 1392-1397
Type of Manuscript:
Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category:
Keyword:
enumeration, floorplan, algorithm, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
| |
|
Another Optimal Binary Representation of Mosaic Floorplans
Katsuhisa YAMANAKA Shin-ichi NAKANO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2015/06/01
Vol. E98-A
No. 6 ;
pp. 1223-1224
Type of Manuscript:
Special Section LETTER (Special Section on Discrete Mathematics and Its Applications)
Category:
Keyword:
algorithm, coding, decoding, floorplan, mosaic floorplan, | | | Summary | Full Text:PDF | |
| |
| |
| |
|
Early Stage Power Supply Planning: A Heuristic Method for Codesign of Power/Ground Network and Floorplan
Xiaoyi WANG Jin SHI Yici CAI Xianlong HONG | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/12/01
Vol. E91-A
No. 12 ;
pp. 3443-3450
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Level Design
Keyword:
power/ground network, floorplan, IR drop, | | | Summary | Full Text:PDF | |
|
Fujimaki-Takahashi Squeeze: Linear Time Construction of Constraint Graphs of Floorplan for a Given Permutation
Toshihiko TAKAHASHI Ryo FUJIMAKI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/04/01
Vol. E91-A
No. 4 ;
pp. 1071-1076
Type of Manuscript:
Special Section PAPER (Special Section on Selected Papers from the 20th Workshop on Circuits and Systems in Karuizawa)
Category:
Keyword:
floorplan, representation, permutation, constraint graph, | | | Summary | Full Text:PDF | |
|
A Surjective Mapping from Permutations to Room-to-Room Floorplans
Ryo FUJIMAKI Toshihiko TAKAHASHI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2007/04/01
Vol. E90-A
No. 4 ;
pp. 823-828
Type of Manuscript:
Special Section PAPER (Special Section on Selected Papers from the 19th Workshop on Circuits and Systems in Karuizawa)
Category:
Keyword:
floorplan, representation, permutation, room-to-room, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
|
VLSI Module Placement with Pre-Placed Modules and with Consideration of Congestion Using Solution Space Smoothing
Sheqin DONG Xianlong HONG Song CHEN Xin QI Ruijie WANG Jun GU | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2003/12/01
Vol. E86-A
No. 12 ;
pp. 3136-3147
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Place and Routing
Keyword:
floorplan, placement, solution space smoothing, | | | Summary | Full Text:PDF | |
|
An Efficient Decoding Method of Sequence-Pair with Reduced Redundancy
Chikaaki KODAMA Kunihiro FUJIYOSHI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/12/01
Vol. E85-A
No. 12 ;
pp. 2785-2794
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Physical Design
Keyword:
packing, floorplan, sequence-pair, Q-sequence, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
|
Rectilinear Shape Formation Method on Block Placement
Kazuhisa OKADA Takayuki YAMANOUCHI Takashi KAMBE | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1998/03/25
Vol. E81-A
No. 3 ;
pp. 446-454
Type of Manuscript:
Special Section PAPER (Special Section of Selected Papers from the 10th Karuizawa Workshop on Circuits and Systems)
Category:
Keyword:
floorplan, rectilinear, soft block, placement, | | | Summary | Full Text:PDF | |
| |
|
|