Keyword : clock skew


Hough Transform-Based Clock Skew Measurement by Dynamically Locating the Region of Offset Majority
Komang OKA SAPUTRA Wei-Chung TENG Takaaki NARA 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2016/08/01
Vol. E99-D  No. 8 ; pp. 2100-2108
Type of Manuscript:  PAPER
Category: Information Network
Keyword: 
clock skewHough transformregion of offset majoritytime synchronization
 Summary | Full Text:PDF

Interconnection-Delay and Clock-Skew Estimate Modelings for Floorplan-Driven High-Level Synthesis Targeting FPGA Designs
Koichi FUJIWARA Kazushi KAWAMURA Masao YANAGISAWA Nozomu TOGAWA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2016/07/01
Vol. E99-A  No. 7 ; pp. 1294-1310
Type of Manuscript:  Special Section PAPER (Special Section on Design Methodologies for System on a Chip)
Category: 
Keyword: 
interconnection delayclock skewhigh-level synthesis (HLS)FPGAfloorplan
 Summary | Full Text:PDF

A Method for Minimizing Clock Skew Fluctuations Caused by Interconnect Process Variations
Susumu KOBAYASHI Fumihiro MINAMI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2013/09/01
Vol. E96-D  No. 9 ; pp. 1980-1985
Type of Manuscript:  Special Section PAPER (Special Section on Dependable Computing)
Category: 
Keyword: 
clock skewinterconnectprocess variationsignal delay
 Summary | Full Text:PDF

Layout-Driven Skewed Clock Tree Synthesis for Superconducting SFQ Circuits
Kazuyoshi TAKAGI Yuki ITO Shota TAKESHIMA Masamitsu TANAKA Naofumi TAKAGI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2011/03/01
Vol. E94-C  No. 3 ; pp. 288-295
Type of Manuscript:  Special Section PAPER (Special Section on Superconducting Signal Processing Technologies)
Category: 
Keyword: 
single-flux-quantum circuitdesign methodologyclock tree synthesisclock skew
 Summary | Full Text:PDF

Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution
Shinya ABE Masanori HASHIMOTO Takao ONOYE 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/12/01
Vol. E91-A  No. 12 ; pp. 3481-3487
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Device and Circuit Modeling and Analysis
Keyword: 
mesh-style clock distributionclock skew
 Summary | Full Text:PDF

A Clock Scheduling Algorithm for High-Throughput RSFQ Digital Circuits
Koji OBATA Kazuyoshi TAKAGI Naofumi TAKAGI 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/12/01
Vol. E91-A  No. 12 ; pp. 3772-3782
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
clock schedulingclock skewmicropipelineRSFQ
 Summary | Full Text:PDF

Noise-Induced Synchronization among Sub-RF CMOS Analog Oscillators for Skew-Free Clock Distribution
Akira UTAGAWA Tetsuya ASAI Tetsuya HIROSE Yoshihito AMEMIYA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/09/01
Vol. E91-A  No. 9 ; pp. 2475-2481
Type of Manuscript:  Special Section PAPER (Special Section on Nonlinear Theory and its Applications)
Category: Electronic Circuits and Systems
Keyword: 
clock distributionsynchronizationnonlinear oscillatorsclock skew
 Summary | Full Text:PDF

Variant X-Tree Clock Distribution Network and Its Performance Evaluations
Xu ZHANG Xiaohong JIANG Susumu HORIGUCHI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2007/10/01
Vol. E90-C  No. 10 ; pp. 1909-1918
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Technology toward Frontiers of New Market)
Category: Low-Power and High-Performance VLSI Circuit Technology
Keyword: 
clock distribution network (CDN)Variant X-TreeX ArchitectureH-Treeclock skew
 Summary | Full Text:PDF

Simultaneous Compensation of RC Mismatch and Clock Skew in Time-Interleaved S/H Circuits
Zheng LIU Masanori FURUTA Shoji KAWAHITO 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2006/06/01
Vol. E89-C  No. 6 ; pp. 710-716
Type of Manuscript:  Special Section PAPER (Special Section on Analog Circuit and Device Technologies)
Category: 
Keyword: 
RC mismatchclock skewtime-interleaved ADCscompensationsampling clock phase calibration
 Summary | Full Text:PDF

Statistical Analysis of Clock Skew Variation in H-Tree Structure
Masanori HASHIMOTO Tomonori YAMAMOTO Hidetoshi ONODERA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/12/01
Vol. E88-A  No. 12 ; pp. 3375-3381
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Prediction and Analysis
Keyword: 
clock skewmanufacturing variabilityenvironmental variabilitytransition time constraintstatistical analysisclock distribution
 Summary | Full Text:PDF

On-Chip Thermal Gradient Analysis and Temperature Flattening for SoC Design
Takashi SATO Junji ICHIMIYA Nobuto ONO Koutaro HACHIYA Masanori HASHIMOTO 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/12/01
Vol. E88-A  No. 12 ; pp. 3382-3389
Type of Manuscript:  Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Prediction and Analysis
Keyword: 
thermal simulationthermal gradienttemperature flatteningclock skewreliabilitytiming
 Summary | Full Text:PDF

Physical Design Methodology for On-Chip 64-Mb DRAM MPEG-2 Encoding with a Multimedia Processor
Hidehiro TAKATA Rei AKIYAMA Tadao YAMANAKA Haruyuki OHKUMA Yasue SUETSUGU Toshihiro KANAOKA Satoshi KUMAKI Kazuya ISHIHARA Atsuo HANAMI Tetsuya MATSUMURA Tetsuya WATANABE Yoshihide AJIOKA Yoshio MATSUDA Syuhei IWADE 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2002/02/01
Vol. E85-C  No. 2 ; pp. 368-374
Type of Manuscript:  Special Section PAPER (Special Issue on High-Performance and Low-Power Microprocessors)
Category: Product Designs
Keyword: 
multimedia processorclock skewcross-talk noiseIR dropMPEG-2 encoder
 Summary | Full Text:PDF

Statistical Skew Modeling and Clock Period Optimization of Wafer Scale H-Tree Clock Distribution Network
Xiaohong JIANG Susumu HORIGUCHI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2001/11/01
Vol. E84-D  No. 11 ; pp. 1476-1485
Type of Manuscript:  Special Section PAPER (Special Issue on Function Integrated Information Systems)
Category: 
Keyword: 
H-treeclock skewclock delayclock periodprocess variations
 Summary | Full Text:PDF

A Clock Distribution Technique with an Automatic Skew Compensation Circuit
Hiroki SUTOH Kimihiro YAMAKOSHI 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1998/02/25
Vol. E81-C  No. 2 ; pp. 277-283
Type of Manuscript:  PAPER
Category: Integrated Electronics
Keyword: 
clock skewclock distributioncompensationvariable delay lineCMOS
 Summary | Full Text:PDF

A Balanced-Mesh Clock Routing Technique for Performance Improvement
Hidenori SATO Hiroaki MATSUDA Akira ONOZAWA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1997/08/25
Vol. E80-A  No. 8 ; pp. 1489-1495
Type of Manuscript:  PAPER
Category: VLSI Design Technology and CAD
Keyword: 
LSICADlayout designclock skewpartitioningroutingMPEG2
 Summary | Full Text:PDF