|
| Kunihiro ASADA
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
All-Digital Wireless Transceiver with Sub-Sampling Demodulation and Burst-Error Correction
Sanad BUSHNAQ Makoto IKEDA Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2012/12/01
Vol. E95-A
No. 12
pp. 2234-2241
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: Circuit Design
Keyword:
all-digital, sub-sampling, error correction, | | | Summary | Full Text:PDF | |
| |
|
| |
|
|
All-Digital PMOS and NMOS Process Variability Monitor Utilizing Shared Buffer Ring and Ring Oscillator
Tetsuya IIZUKA Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2012/04/01
Vol. E95-C
No. 4
pp. 627-634
Type of Manuscript:
Special Section PAPER (Special Section on Solid-State Circuit Design – Architecture, Circuit, Device and Design Methodology)
Category:
Keyword:
process variability, all digital, on-chip monitor, buffer ring, | | | Summary | Full Text:PDF | |
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
Modeling of Leak Current Characteristics in High Frequency Operation of CMOS Circuits Fabricated on SOI Substrate
Hiroshi ITO Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1996/02/25
Vol. E79-C
No. 2
pp. 185-191
Type of Manuscript:
Special Section PAPER (Special Issue on Microelectronic Test Structures)
Category: SOI & Material Characterization
Keyword:
leak current, threshold voltage shift, SOI, CMOS, inverter chain, | | | Summary | Full Text:PDF | |
| |
|
| |
|
| |
|
| |
|
|
FOREWORD
Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1994/02/25
Vol. E77-C
No. 2
pp. 91-91
Type of Manuscript:
FOREWORD
Category:
Keyword:
| | | Summary | Full Text:PDF | |
|
Numerical Analysis of Durable Power MOSFET Using Cylindrical Device Simulator
Yasukazu IWASAKI Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1994/02/25
Vol. E77-A
No. 2
pp. 371-379
Type of Manuscript:
Special Section PAPER (Special Section on High-Performance MOS Analog Circuits)
Category:
Keyword:
simulation, power-NOSFET, avalanche, cylinder, heat generation, | | | Summary | Full Text:PDF | |
|
A Proposal of High Speed and Low Power Data Transmission Method for VLSIs by Reduced-Swing Signal
Makoto IKEDA Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1993/10/25
Vol. E76-A
No. 10
pp. 1666-1675
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
| | | Summary | Full Text:PDF | |
| |
|
| |
|
| |
|
| |
|
|
FOREWORD
Tokuo SUGANO Kunihiro ASADA | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1991/01/25
Vol. E74-C
No. 1
pp. 117-118
Type of Manuscript:
FOREWORD
Category:
Keyword:
| | | Summary | Full Text:PDF | |
|
A Design Method of Pseudo-Self-Checking LSI System Using Cascode Voltage Switch Logic
Kunio NAKAGURO Kunihiro ASADA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/12/25
Vol. E73-E
No. 12
pp. 1973-1978
Type of Manuscript:
Special Section PAPER (Special Issue on the 3rd Karuizawa Workshop on Circuits and Systems)
Category: VLSI Design
Keyword:
| | | Summary | Full Text:PDF | |
|
Automatic Deconvolution in DLTS Signals Analysis
Kunihiro ASADA Takuo SUGANO | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1982/12/25
Vol. E65-E
No. 12
pp. 745-749
Type of Manuscript:
PAPER
Category: Semiconductors
Keyword:
| | | Summary | Full Text:PDF | |
|
|
32-Bit Digital Multiplier
32-bit multiplier
54-bit multiplier
y
7) Films by Metal Organic Chemical Vapor Deposition with a Tapered Inner Tube
1/5 Power Law in PN-Junction Failure Mechanism Caused by Electrical-Over-Stress