Keyword : partitioned-bus architecture


Partitioned-Bus and Variable-Width-Bus Scheme for Low Power Digital Processors
Makoto IKEDA Kunihiro ASADA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1996/03/25
Vol. E79-C  No. 3 ; pp. 424-429
Type of Manuscript:  PAPER
Category: Electronic Circuits
Keyword: 
low powerpartitioned-bus architecturevariable-width-bus schememicroprocessor
 Summary | Full Text:PDF