|
FOREWORD
Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2014/03/01
Vol. E97-A
No. 3
pp. 725-725
Type of Manuscript:
FOREWORD
Category:
Keyword:
| | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
CMOS Circuit Simulation Using Latency Insertion Method
Tadatoshi SEKINE Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2009/10/01
Vol. E92-A
No. 10
pp. 2546-2553
Type of Manuscript:
Special Section PAPER (Special Section on Nonlinear Theory and its Applications)
Category: Nonlinear Problems
Keyword:
latency insertion method, CMOS circuit, fast circuit simulation, | | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Design and Simulation of 4Q-Multiplier Using Linear and Saturation Regions of MOSFET Complementally
Tsutomu SUZUKI Takao OURA Teru YONEYAMA Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/06/01
Vol. E85-A
No. 6
pp. 1242-1248
Type of Manuscript:
Special Section PAPER (Special Section on Papers Selected from 2001 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2001))
Category:
Keyword:
4Q-Multiplier, MOSFET, linear region, saturation region, analog circuit, | | | Summary | Full Text:PDF | |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Effect of Multirate Behavior in Waveform Relaxation Algorithm with Under Relaxation Technique
Koichi HAYASHI Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/05/25
Vol. E74-A
No. 5
pp. 1009-1010
Type of Manuscript:
Special Section LETTER (Special Issue on 1991 Spring Natl. Conv. IEICE)
Category: Nonlinear Problems and Simulation
Keyword:
| | | Summary | Full Text:PDF | |
|
Availability of Waveform Relaxation Method with Local Iteration and Window Partition Techniques
Kazuo ENDOH Nobuyuki TANAKA Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/05/25
Vol. E74-A
No. 5
pp. 1003-1005
Type of Manuscript:
Special Section LETTER (Special Issue on 1991 Spring Natl. Conv. IEICE)
Category: Nonlinear Problems and Simulation
Keyword:
| | | Summary | Full Text:PDF | |
|
Iterated Spectrum Analysis with Multirate Behavior
Hiroaki MAKINO Hideki ASAI | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1991/05/25
Vol. E74-A
No. 5
pp. 1006-1008
Type of Manuscript:
Special Section LETTER (Special Issue on 1991 Spring Natl. Conv. IEICE)
Category: Nonlinear Problems and Simulation
Keyword:
| | | Summary | Full Text:PDF | |
|
Hierarchical Decomposition for Circuit Simulation by Direct Method
Masakatsu NISHIGAKI Nobuyuki TANAKA Hideki ASAI | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/12/25
Vol. E73-E
No. 12
pp. 1948-1956
Type of Manuscript:
Special Section PAPER (Special Issue on the 3rd Karuizawa Workshop on Circuits and Systems)
Category: Nonlinear Circuits and Simulation
Keyword:
| | | Summary | Full Text:PDF | |
|
Large Scale Circuit Simulation System with Dedicated Parallel Processor SMASH
Nobuyuki TANAKA Hideki ASAI | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1990/12/25
Vol. E73-E
No. 12
pp. 1957-1963
Type of Manuscript:
Special Section PAPER (Special Issue on the 3rd Karuizawa Workshop on Circuits and Systems)
Category: Nonlinear Circuits and Simulation
Keyword:
| | | Summary | Full Text:PDF | |
|
Special Parallel Machine for LU Decomposition of a Large Scale Circuit Matrix and Its Performance
Nobuyuki TANAKA Hideki ASAI | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1989/12/25
Vol. E72-E
No. 12
pp. 1336-1343
Type of Manuscript:
Special Section PAPER (Special Issue on the 2nd Karuizawa Workshop on Circuits and Systems)
Category: VLSI Design Technology
Keyword:
| | | Summary | Full Text:PDF | |
|
Analogy between Stabilization Techniques for Relaxation-Based Algorithms
Hideki ASAI | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1989/10/25
Vol. E72-E
No. 10
pp. 1079-1080
Type of Manuscript:
LETTER
Category: Numerical Calculation and Mathematical Programming
Keyword:
| | | Summary | Full Text:PDF | |
|
Availability of Gate Level Node Tearing in Bipolar Circuit Simulation by Direct Method
Hideki ASAI Atsushi KUMITA | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1988/10/25
Vol. E71-E
No. 10
pp. 962-964
Type of Manuscript:
LETTER
Category: Numerical Calculation and Mathematical Programming
Keyword:
| | | Summary | Full Text:PDF | |
|