Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/09/01 Vol. E97-DNo. 9pp. 2286-2295 Type of Manuscript: Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing) Category: VLSI Architecture Keyword: forward error correction (FEC), stochastic computation, asynchronous circuits,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2013/09/01 Vol. E96-DNo. 9pp. 1952-1961 Type of Manuscript: Special Section PAPER (Special Section on Dependable Computing) Category: Keyword: fault tolerance, m-of-n codes, error detection codes, bidirectional communication,
Design and Evaluation of a NULL-Convention Circuit Based on Dual-Rail Current-Mode Differential Logic Naoya ONIZAWATakahiro HANYU
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2006/11/01 Vol. E89-CNo. 11pp. 1575-1580 Type of Manuscript: Special Section PAPER (Special Section on Novel Device Architectures and System Integration Technologies) Category: Keyword: asynchronous logic design, self-timed circuit, differential-pair circuit, delay insensitive,