Akira MOCHIZUKI


Design of an Energy-Efficient Ternary Current-Mode Intra-Chip Communication Link for an Asynchronous Network-on-Chip
Akira MOCHIZUKI Hirokatsu SHIRAHAMA Yuma WATANABE Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/09/01
Vol. E97-D  No. 9  pp. 2304-2311
Type of Manuscript:  Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing)
Category: Communication for VLSI
Keyword: 
asynchronous communication linknetwork-on-chipmultiple-valued logiccurrent-mode
 Summary | Full Text:PDF

High-Throughput Partially Parallel Inter-Chip Link Architecture for Asynchronous Multi-Chip NoCs
Naoya ONIZAWA Akira MOCHIZUKI Hirokatsu SHIRAHAMA Masashi IMAI Tomohiro YONEDA Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/06/01
Vol. E97-D  No. 6  pp. 1546-1556
Type of Manuscript:  PAPER
Category: Dependable Computing
Keyword: 
Asynchronous circuitsNetwork-on-Chip (NoC)burst-mode data transmissionlevel-encoded dual-rail (LEDR) encodingerror detectiondata retransmission
 Summary | Full Text:PDF

Design and Evaluation of a 5454-bit Multiplier Based on Differential-Pair Circuitry
Akira MOCHIZUKI Hirokatsu SHIRAHAMA Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2007/04/01
Vol. E90-C  No. 4  pp. 683-691
Type of Manuscript:  Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies)
Category: Digital
Keyword: 
differential-pair circuitcurrent-mode circuitmultiple-valued logic
 Summary | Full Text:PDF

Design of a Low-Power Quaternary Flip-Flop Based on Dynamic Differential Logic
Akira MOCHIZUKI Hirokatsu SHIRAHAMA Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2006/11/01
Vol. E89-C  No. 11  pp. 1591-1597
Type of Manuscript:  Special Section PAPER (Special Section on Novel Device Architectures and System Integration Technologies)
Category: 
Keyword: 
differential-pair circuitcurrent-mode circuitmultiple-valued logicdynamic logic
 Summary | Full Text:PDF

TMR-Based Logic-in-Memory Circuit for Low-Power VLSI
Akira MOCHIZUKI Hiromitsu KIMURA Mitsuru IBUKI Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2005/06/01
Vol. E88-A  No. 6  pp. 1408-1415
Type of Manuscript:  Special Section PAPER (Special Section on Papers Selected from 2004 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC 2004))
Category: 
Keyword: 
MRAMTMR devicedynamic current-mode logiclogic functionsum of absolute differences
 Summary | Full Text:PDF

Dynamically Function-Programmable Bus Architecture for High-Throughput Intra-Chip Data Transfer
Akira MOCHIZUKI Takashi TAKEUCHI Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2004/11/01
Vol. E87-C  No. 11  pp. 1915-1922
Type of Manuscript:  Special Section PAPER (Special Section on New System Paradigms for Integrated Electronics)
Category: 
Keyword: 
common busbus widthdistributed controldirect data transferdirect memory access
 Summary | Full Text:PDF

Low-Power Motion-Vector Detection VLSI Processor Based on Pass-Gate Logic with Dynamic Supply-Voltage/Clock-Frequency Scaling
Akira MOCHIZUKI Daisuke NISHINOHARA Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2004/11/01
Vol. E87-C  No. 11  pp. 1876-1883
Type of Manuscript:  Special Section PAPER (Special Section on New System Paradigms for Integrated Electronics)
Category: 
Keyword: 
CMOS pass gatesupply-voltage controlclock-frequency controlmotion-vector detectionsum of absolute differences
 Summary | Full Text:PDF

Low-Power Multiple-Valued Current-Mode Logic Using Substrate Bias Control
Akira MOCHIZUKI Takahiro HANYU 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2004/04/01
Vol. E87-C  No. 4  pp. 582-588
Type of Manuscript:  Special Section PAPER (Special Section on Low-Power System LSI, IP and Related Technologies)
Category: 
Keyword: 
differential-pair circuitsubstrate bias controldynamic power dissipationthreshold voltagelow-power VLSIleakage current
 Summary | Full Text:PDF

Step-Recessed Gate Structure with an Undoped Surface Layer for Microwave and Millimeter-Wave High Power, High Efficiency GaAs MESFETs
Hidemasa TAKAHASHI Kazunori ASANO Kouji MATSUNAGA Naotaka IWATA Akira MOCHIZUKI Hiromitsu HIRAYAMA 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 1991/12/25
Vol. E74-C  No. 12  pp. 4141-4146
Type of Manuscript:  Special Section PAPER (Special Issue on Millimeter-Wave/Heterojunction Devices)
Category: 
Keyword: 
 Summary | Full Text:PDF