Keyword : error control coding


Opportunistic Network Coding for the Two-Way Relay Channel Based on Coded Cooperation
Xinyi ZHONG Youyun XU Mo LI 
Publication:   IEICE TRANSACTIONS on Communications
Publication Date: 2012/03/01
Vol. E95-B  No. 3 ; pp. 980-982
Type of Manuscript:  LETTER
Category: Fundamental Theories for Communications
Keyword: 
network codingerror control codingcoded cooperationfading channels
 Summary | Full Text:PDF

Low-Complexity Memory Access Architectures for Quasi-Cyclic LDPC Decoders
Ming-Der SHIEH Shih-Hao FANG Shing-Chung TANG Der-Wei YANG 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2012/02/01
Vol. E95-D  No. 2 ; pp. 549-557
Type of Manuscript:  PAPER
Category: Computer System
Keyword: 
error control codinglow-density parity-check (LDPC) codesquasi-cyclic (QC) LDPC codespartially parallel architectureVLSI design
 Summary | Full Text:PDF

High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving
Naoya ONIZAWA Takahiro HANYU Vincent C. GAUDET 
Publication:   IEICE TRANSACTIONS on Electronics
Publication Date: 2009/06/01
Vol. E92-C  No. 6 ; pp. 867-874
Type of Manuscript:  PAPER
Category: Electronic Circuits
Keyword: 
error control codingLDPC codessum-product algorithmasynchronous data transfermultiple-valued current-mode circuit
 Summary | Full Text:PDF

Unequal Error Protection in Ziv-Lempel Coding
Eiji FUJIWARA Masato KITAKAMI 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2003/12/01
Vol. E86-D  No. 12 ; pp. 2595-2600
Type of Manuscript:  Special Section PAPER (Special Issue on Dependable Computing)
Category: Dependable Communication
Keyword: 
lossless data compressionZiv-Lempel codingLZWLZ77error control codingunequal error protection
 Summary | Full Text:PDF

Single Byte Error Correcting Codes with Double Bit within a Block Error Correcting Capability for Memory Systems
Ganesan UMANESAN Eiji FUJIWARA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/02/01
Vol. E85-A  No. 2 ; pp. 513-517
Type of Manuscript:  LETTER
Category: Coding Theory
Keyword: 
Bit/Byte/Blockerror control codingrandom double bit within a block errordouble bit within a block error correcting - single b-bit byte error correcting ((DEC)B-SbEC) codes
 Summary | Full Text:PDF

Random Double Bit Error Correcting--Single b-bit Byte Error Correcting (DEC-SbEC) Codes for Memory Systems
Ganesan UMANESAN Eiji FUJIWARA 
Publication:   IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2002/01/01
Vol. E85-A  No. 1 ; pp. 273-276
Type of Manuscript:  LETTER
Category: Coding Theory
Keyword: 
bit/byteerror control codingrandom double bit errorsdouble bit error correcting--single b-bit byte error correcting (DEC-SbEC) codes
 Summary | Full Text:PDF