Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 40311 - 40320

Vol.E76-C No.7  pp.1167-1173
Special SectionPAPER  Neural Networks and Chips
Deterministic Boltzmann Machine Learning Improved for Analog LSI Implementation
Takashi MORIE, Yoshihito AMEMIYA, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1174-1181
Special SectionPAPER  Neural Networks and Chips
Parallel VLSI Architecture for Multi-Layer Self-Organizing Cellular Network
Yoshikazu MIYANAGA, Koji TOCHINAI, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1182-1190
Special SectionPAPER  Neural Networks and Chips
Development and Fabrication of Digital Neural Network WSIs
Minoru FUJITA, Yasushi KOBAYASHI, Kenji SHIOZAWA, Takahiko TAKAHASHI, Fumio MIZUNO, Hajime HAYAKAWA, Makoto KATO, Shigeki MORI, Tetsuro KASE, Minoru YAMADA, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1191-1196
Special SectionPAPER  Neural Networks and Chips
A Digital Neural Network Coprocessor with a Dynamically Reconfigurable Pipeline Architecture
Takayuki MORISHITA, Youichi TAMURA, Takami SATONAKA, Atsuo INOUE, Shin-ichi KATSU, Tatsuo OTSUKI, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1197-1205
Special SectionPAPER  Neural Networks and Chips
A Programmable Parallel Digital Neurocomputer
Yoshiyuki SHIMOKAWA, Yutaka FUWA, Naruhiko ARAMAKI, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1206-1214
Special SectionPAPER  Neural Networks and Chips
The Advantages of a DRAM-Based Digital Architecture for Low-Power, Large-Scale Neuro-Chips
Takao WATANABE, Masakazu AOKI, Katsutaka KIMURA, Takeshi SAKATA, Kiyoo ITOH, 
Summary | Full Text:PDF

Vol.E76-C No.7  pp.1215-1223
PAPER  Opto-Electronics
88 Optical Matrix Switch Using Silica-Based Planar Lightwave Circuits
Masayuki OKUNO, Akio SUGITA, Tohru MATSUNAGA, Masao KAWACHI, Yasuji OHMORI, Katsumi KATOH, 
Summary | Full Text:PDF

Vol.E76-D No.7  pp.737-738
FOREWORD  
FOREWORD
Kozo KINOSHITA, 
Summary | Full Text:PDF

Vol.E76-D No.7  pp.739-746
Special SectionPAPER  
Synthesis of Testable Sequential Circuits with Reduced Checking Sequences
Satoshi SHIBATANI, Kozo KINOSHITA, 
Summary | Full Text:PDF

Vol.E76-D No.7  pp.747-754
Special SectionPAPER  
Integrated Design and Test Assistance for Pipeline Controllers
Hiroaki IWASHITA, Tsuneo NAKATA, Fumiyasu HIROSE, 
Summary | Full Text:PDF

Current List: 40311 - 40320
go to Page Top