|
| Naoki KASAI
|
Shared Write-Selection Transistor Cell and Leakage-Replication Read Scheme for Large Capacity MRAM Macros Ryusuke NEBASHI Noboru SAKIMURA Tadahiko SUGIBAYASHI Naoki KASAI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C
No. 4
pp. 417-422
Type of Manuscript:
Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era) Category: Keyword: MRAM, embedded memory, SoC, system LSI, | | | Summary | Full Text:PDF | |
| |
|
| |
|
|
FOREWORD Naoki KASAI | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2005/05/01
Vol. E88-C
No. 5
pp. 781-781
Type of Manuscript:
FOREWORD Category: Keyword:
| | | Summary | Full Text:PDF | |
| |
|
| |
|
| |
|
| |
|
|
|