Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 38491 - 38500

Vol.E78-C No.6  pp.631-639
Special SectionPAPER  
A Wide-Bandwidth Low-Voltage PLL for PowerPCTM Microprocessors
Jose ALVAREZ, Hector SANCHEZ, Gianfranco GEROSA, Roger COUNTRYMAN, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.640-644
Special SectionPAPER  
A Multiplexer-Based Architecture for High-Density, Low-Power Gate Arrays
Robert J. LANDERS, Shivaling S. MAHANT-SHETTI, Carl LEMONDS, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.645-650
Special SectionPAPER  
Data-Dependent Logic Swing Internal Bus Architecture for Ultralow-Power LSI's
Mitsuru HIRAKI, Hirotsugu KOIJIMA, Hitoshi MISAWA, Takashi AKAZAWA, Yuji HATANO, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.651-659
Special SectionPAPER  
A Programmable Clock Generator that Uses Noise Shaping and Its Application in Switched-Capacitor Filters
Paul J. HURST, Bret C. ROTHENBERG, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.660-670
Special SectionPAPER  
An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors
Jim DUNNING, Gerald GARCIA, Jim LUNDBERG, Ed NUCKOLLS, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.671-679
Special SectionPAPER  
An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI'S
Hiroyuki YAMAUCHI, Hironori AKAMATSU, Tsutomu FUJITA, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.680-683
Special SectionPAPER  
Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry
Hirotsugu KOJIMA, Satoshi TANAKA, Katsuro SASAKI, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.684-690
Special SectionPAPER  
Present and Future Directions for Multichip Module Technologies
Toshio SUDO, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.691-700
Special SectionPAPER  
A 13-b 10-Msample/s ADC Digitally Calibrated with Oversampling Delta-Sigma Converter
Tzi-Hsiung SHU, Bang-Sup SONG, Kantilal BACRANIA, 
Summary | Full Text:PDF

Vol.E78-C No.6  pp.701-708
Special SectionPAPER  
A High Resolution Multibit Sigma-Delta Modulator with Individual Level Averaging
Feng CHEN, Bosco H. LEUNG, 
Summary | Full Text:PDF

Current List: 38491 - 38500
go to Page Top