Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 38421 - 38430

Vol.E78-C No.7  pp.845-851
Special SectionPAPER  
New α-Particle Induced Soft Error Mechanism in a Three Dimensional Capacitor Cell
Yukihito OOWAKI, Keiji MABUCHI, Shigeyoshi WATANABE, Kazunori OHUCHI, Jun'ichi MATSUNAGA, Fujio MASUOKA, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.852-857
Special SectionPAPER  
Use of a Monte Carlo Wiring Yield Simulator to Optimize Design of Random Logic Circuits for Yield Enhancement
Hideyuki FUKUHARA, Takao KOMATSUZAKI, Katsushi BOKU, Yoichi MIYAI, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.858-865
PAPER  Integrated Electronics
Fully Self-Timing Data-Bus Architecture for 64-Mb DRAMs
Tadaaki YAMAUCHI, Koji TANAKA, Kiyohiro FURUTANI, Yoshikazu MOROOKA, Hiroshi MIYAMOTO, Hideyuki OZAKI, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.866-872
PAPER  Integrated Electronics
3.0 Gb/s, 272 mW, 8:1 Multiplexer and 4.1 Gb/s, 388 mW, 1:8 Demultiplexer
Kimio UEDA, Nagisa SASAKI, Hisayasu SATO, Shunji KUBO, Koichiro MASHIKO, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.873-877
PAPER  Superconductive Electronics
Frequency-Dependent Finite-Difference Time-Domain Analysis of High-Tc Superconducting Asymmetric Coplanar Strip Line
Masafumi HIRA, Yasunobu MIZOMOTO, Sadao KURAZONO, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.878-884
PAPER  Electronic Displays
Analysis on Reduction of the Temperature Rise of Deflection Yoke (DY)
Rensi MOROOKA, Yukitoshi INOUE, Katsuhiko SHIOMI, 
Summary | Full Text:PDF

Vol.E78-C No.7  pp.885-886
LETTER  Opto-Electronics
Fiber Optic Temperature Sensor Using Two Modes by Holographic Filter
Manabu YOSHIKAWA, Kazuo ASAKAWA, 
Summary | Full Text:PDF

Vol.E78-D No.7  pp.789-790
FOREWORD  
FOREWORD
Hideo FUJIWARA, 
Summary | Full Text:PDF

Vol.E78-D No.7  pp.791-795
Special SectionPAPER  
Towards Verification of Bit-Slice Circuits--Time-Space Modal Model Checking Approach--
Hiromi HIRAISHI, 
Summary | Full Text:PDF

Vol.E78-D No.7  pp.796-801
Special SectionPAPER  
Temporal Verification of Real-Time Systems
Sérgio V. CAMPOS, Edmund M. CLARKE, Wilfredo MARRERO, Marius MINEA, Hiromi HIRAISHI, 
Summary | Full Text:PDF

Current List: 38421 - 38430
go to Page Top