Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44213 documents match your query. Current List: 33821 - 33830

Vol.E82-A No.11  pp.2375-2382
Special SectionPAPER  
Performance Evaluation of STRON: A Hardware Implementation of a Real-Time OS
Takumi NAKANO, Yoshiki KOMATSUDAIRA, Akichika SHIOMI, Masaharu IMAI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2383-2389
Special SectionPAPER  
Clock Period Minimization of Semi-Synchronous Circuits by Gate-Level Delay Insertion
Tomoyuki YODA, Atsushi TAKAHASHI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2390-2397
Special SectionPAPER  
Logic Minimization for Large-Scale Networks Based on Multi-Signal Implications
Masayuki YUGUCHI, Kazutoshi WAKABAYASHI, Takeshi YOSHIMURA, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2398-2406
Special SectionPAPER  
Representations of Multiple-Output Functions Using Binary Decision Diagrams for Characteristic Functions
Hafiz Md. HASAN BABU, Tsutomu SASAO, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2407-2413
Special SectionPAPER  
Exact Minimization of Free BDDs and Its Application to Pass-Transistor Logic Optimization
Kazuyoshi TAKAGI, Hiroshi HATAKEDA, Shinji KIMURA, Katsumasa WATANABE, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2414-2423
Special SectionPAPER  
Internet-Based Hierarchical Floorplan Design
Jiann-Horng LIN, Jing-Yang JOU, Iris Hui-Ru JIANG, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2424-2430
Special SectionPAPER  
An Algorithm to Position Fictitious Terminals on Borders of Divided Routing Areas
Atsushi KAMOSHIDA, Shuji TSUKIYAMA, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2431-2439
Special SectionPAPER  
Schedule-Clock-Tree Routing for Semi-Synchronous Circuits
Kazunori INOUE, Wataru TAKAHASHI, Atsushi TAKAHASHI, Yoji KAJITANI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2440-2447
Special SectionPAPER  
Simplified Routing Procedure for a CAD-Verified FPGA
Takahiro MUROOKA, Atsushi TAKAHARA, Toshiaki MIYAZAKI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2448-2454
Special SectionPAPER  
Efficient Forward Model Checking Algorithm for ω-Regular Properties
Hiroaki IWASHITA, Tsuneo NAKATA, 
Summary | Full Text:PDF

Current List: 33821 - 33830
go to Page Top