Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44213 documents match your query. Current List: 33811 - 33820

Vol.E82-D No.12  pp.1618-1626
PAPER  Bio-Cybernetics and Neurocomputing
Strategy Acquisition for the Game "Othello" Based on Reinforcement Learning
Taku YOSHIOKA, Shin ISHII, Minoru ITO, 
Summary | Full Text:PDF

Vol.E82-D No.12  pp.1627-1633
PAPER  Bio-Cybernetics and Neurocomputing
An Analog Neural Network System with Learning Capability Using Simultaneous Perturbation
Yutaka MAEDA, Toshiyuki KUSUHASHI, 
Summary | Full Text:PDF

Vol.E82-D No.12  pp.1634-1638
LETTER  Algorithm and Computational Complexity
A Practical Method for Constructing a Semi-Optimal Coterie
Takashi HARADA, Masafumi YAMASHITA, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2317-2317
FOREWORD  
FOREWORD
Hiroto YASUURA, Mitsumasa KOYANAGI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2318-2324
Special SectionPAPER  
Improving Dictionary-Based Code Compression in VLIW Architectures
Sang-Joon NAM, In-Cheol PARK, Chong-Min KYUNG, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2325-2337
Special SectionPAPER  
A Hardware/Software Cosynthesis System for Digital Signal Processor Cores
Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2338-2346
Special SectionPAPER  
Hardware Synthesis from C Programs with Estimation of Bit Length of Variables
Osamu OGAWA, Kazuyoshi TAKAGI, Yasufumi ITOH, Shinji KIMURA, Katsumasa WATANABE, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2347-2355
Special SectionPAPER  
High-Level Synthesis with SDRAMs and RAMBUS DRAMs
Asheesh KHARE, Preeti R. PANDA, Nikil D. DUTT, Alexandru NICOLAU, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2356-2365
Special SectionPAPER  
A Performance Optimization Method for Pipelined ASIPs in Consideration of Clock Frequency
Katsuya SHINOHARA, Norimasa OHTSUKI, Yoshinori TAKEUCHI, Masaharu IMAI, 
Summary | Full Text:PDF

Vol.E82-A No.11  pp.2366-2374
Special SectionPAPER  
A Memory Power Optimization Technique for Application Specific Embedded Systems
Tohru ISHIHARA, Hiroto YASUURA, 
Summary | Full Text:PDF

Current List: 33811 - 33820
go to Page Top