|
| Keyword : combinational circuits
|
Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate
Wang LIAO Masanori HASHIMOTO | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2019/04/01
Vol. E102-C
No. 4 ;
pp. 296-302
Type of Manuscript:
Special Section PAPER (Special Section on Solid-State Circuit Design — Architecture, Circuit, Device and Design Methodology)
Category:
Keyword:
soft error rate, chip-level, SRAMs, flip flops, combinational circuits, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
|
Synthesis of Multilevel Logic Circuits from Binary Decision Diagrams
Nagisa ISHIURA | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 1993/09/25
Vol. E76-D
No. 9 ;
pp. 1085-1092
Type of Manuscript:
Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design)
Category: Logic Synthesis
Keyword:
logic synthesis, binary decision diagrams, combinational circuits, | | | Summary | Full Text:PDF | |
| |
| |
| |
|
|