Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44115 documents match your query. Current List: 40861 - 40870

Vol.E75-D No.6  pp.909-915
PAPER  Medical Electronics and Medical Information
Automatic Correction of Left-Ventricular Pressure Waveform Using the Natural Observation Method
Jun-ichi HORI, Yoshiaki SAITOH, Tohru KIRYU, Taizo IIJIMA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1181-1181
FOREWORD  
FOREWORD
Kazuhiro UEDA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1182-1190
Special SectionPAPER  
Functional Design of a Special Purpose Processor Based on High Level Specification Description
Hironobu KITABATAKE, Katsuhiko SHIRAI, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1191-1201
Special SectionPAPER  
Optimizing and Scheduling DSP Programs for High Performance VLSI Designs
Frederico Buchholz MACIEL, Yoshikazu MIYANAGA, Koji TOCHINAI, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1202-1211
Special SectionPAPER  
Algorithms for Multiplexers Assignment after Scheduling and Allocation Steps
Hiroshi SEKIGAWA, Kiyoshi OGURI, Ryo NOMURA, Yukihiro NAKAMURA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1212-1219
Special SectionPAPER  
Applications of Boolean Unification to Combinational Logic Synthesis
Yuji KUKIMOTO, Masahiro FUJITA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1220-1229
Special SectionPAPER  
Formal Design Verification of Sequential Machines Based on Symbolic Model Checking for Branching Time Regular Temporal Logic
Kiyoharu HAMAGUCHI, Hiromi HIRAISHI, Shuzo YAJIMA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1230-1238
Special SectionPAPER  
Timing Verification of Logic Circuits with Combined Delay Model
Shinji KIMURA, Shigemi KASHIMA, Hiromasa HANEDA, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1239-1246
Special SectionPAPER  
Extraction of Behavioral Descriptions from Synchronous Sequential Circuits
Masahiko OHMURA, Hiroto YASUURA, Keikichi TAMARU, 
Summary | Full Text:PDF

Vol.E75-A No.10  pp.1247-1254
Special SectionPAPER  
Coded Time-Symbolic Simulation for Timing Verification of Logic Circuits
Nagisa ISHIURA, Yutaka DEGUCHI, Shuzo YAJIMA, 
Summary | Full Text:PDF

Current List: 40861 - 40870
go to Page Top