Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 40141 - 40150

Vol.E76-C No.9  pp.1402-1411
Special SectionPAPER  
Novel Channel Structures for High Frequency InP-Based HTEFs
Takatomo ENOKI, Kunihiro ARAI, Tatsushi AKAZAKI, Yasunobu ISHII, 
Summary | Full Text:PDF

Vol.E76-C No.9  pp.1412-1419
PAPER  Electromagnetic Theory
Equivalent Edge Currents for Modified Edge Representation of Flat Plates: Fringe Wave Components
Tsutomu MURASAKI, Masahide SATO, Yoshio INASAWA, Makoto ANDO, 
Summary | Full Text:PDF

Vol.E76-C No.9  pp.1420-1422
LETTER  Semiconductor Materials and Devices
Effect of Field-Dependent Diffusion Coefficient in QWITT Diodes
Makoto FUKUSHIMA, 
Summary | Full Text:PDF

Vol.E76-C No.9  pp.1423-1424
LETTER  Opto-Electronics
First Room Temperature CW Operation of GaInAsP/InP Surface Emitting Laser
Toshihiko BABA, Yukiaki YOGO, Katsumasa SUZUKI, Fimio KOYAMA, Kenichi IGA, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.989-990
FOREWORD  
FOREWORD
Hiroto YASUURA, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.991-1005
INVITED PAPER  High-Level Design
Linking Register-Transfer and Physical Levels of Design
Fadi J. KURDAHI, Daniel D. GAJSKI, Champaka RAMACHANDRAN, Viraphol CHAIYAKUL, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.1006-1017
INVITED PAPER  Logic Synthesis
Analysis of the Trends in Logic Synthesis
Gabrièle SAUCIER, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.1018-1029
INVITED PAPER  Logic Synthesis
Optimization of Sequential Synchronous Digital Circuits Using Structural Models
Giovanni De MICHELI, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.1030-1038
INVITED PAPER  Design Verification
Automatic Generation and Verification of Sufficient Correctness Properties of Synchornous Array Processors
Stan Y. LIAO, Srinivas DEVADAS, 
Summary | Full Text:PDF

Vol.E76-D No.9  pp.1039-1046
Special SectionPAPER  High-Level Design
High-Level Modeling and Synthesis of Communicating Processes Using VHDL
Wayne WOLF, Richard MANNO, 
Summary | Full Text:PDF

Current List: 40141 - 40150
go to Page Top