|
Vol.E79-C No.7
pp.957-962
Special SectionPAPER
Memory
A Current Direction Sense Technique for Multiport SRAM's
Masanori IZUMIKAWA, Masakazu YAMASHINA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.963-968
Special SectionPAPER
Memory
Driving Source-Line Cell Architecture for Sub-1-V High-Speed Low-Power Applications
Hiroyuki MIZUNO, Takahiro NAGANO, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.969-977
Special SectionPAPER
Memory
Fault-Tolerant Designs for 256 Mb DRAM
Toshiaki KIRIHATA, Yohji WATANABE, Hing WONG, John K. DEBROSSE, Munehiro YOSHIDA, Daisuke KATO, Shuso FUJII, Matthew R. WORDEMAN, Peter POECHMUELLER, Stephen A. PARKE, Yoshiaki ASAO, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.978-985
Special SectionPAPER
Memory
A 286 mm2 256 Mb DRAM with  32 Both-Ends DQ
Yohji WATANABE, Hing WONG, Toshiaki KIRIHATA, Dasisuke KATO, John K. DEBROSSE, Takahiko HARA, Munehiro YOSHIDA, Hideo MUKAI, Khandker N. QUADER, Takeshi NAGAI, Peter POECHMUELLER, Peter PFEFFERL, Matthew R. WORDEMAN, Shuso FUJII, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.986-996
Special SectionPAPER
Memory
A Mixed-Mode Voltage Down Converter with Impedance Adjustment Circuitry for Low-Voltage High-Frequency Memories
Tsukasa OOISHI, Yuichiro KOMIYA, Kei HAMADE, Mikio ASAKURA, Kenichi YASUDA, Kiyohiro FURUTANI, Tetsuo KATO, Hideto HIDAKA, Hideyuki OZAKI, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.997-1002
Special SectionPAPER
Memory
SOI-DRAM Circuit Technologies for Low Power High Speed Multigiga Scale Memories
Shigehiro KUGE, Fukashi MORISHITA, Takahiro TSURUDA, Shigeki TOMISHIMA, Masaki TSUKUDE, Tadato YAMAGATA, Kazutami ARIMOTO, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.1003-1012
Special SectionPAPER
Memory
Cell-Plate-Line/Bit-Line Complementary Sensing (CBCS) Architecture for Ultra Low-Power DRAM's
Takeshi HAMAMOTO, Yoshikazu MOROOKA, Mikio ASAKURA, Hideyuki OZAKI, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.7
pp.1013-1020
Special SectionPAPER
Memory
A Double-Leve1-Vth Select Gate Array Architecture for Multilevel NAND Flash Memories
Ken TAKEUCHI, Tomoharu TANAKA, Hiroshi NAKAMURA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.7
pp.905-913
PAPER
Automata,Languages and Theory of Computing
Note on Inclusion Properties of Subclasses of Context-Free Tree Language
Katsunori YAMASAKI, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.7
pp.914-924
PAPER
Automata,Languages and Theory of Computing
Some Properties of Deterministic Restricted One-Counter Automata
Ken HIGUCHI, Mitsuo WAKATSUKI, Etsuji TOMITA, |
|
Summary | Full Text:PDF | |
| Current List: 37431 - 37440
|
|