Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 37391 - 37400

Vol.E79-A No.7  pp.997-1003
Special SectionPAPER  
Slot Reservation TDMA with Parallel Transmission: SR-TDMA/PT
Osamu AKIZUKI, Shingo SUZUKI, Kouichi MUTSUURA, Shinjirou OOSHITA, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1004-1010
Special SectionPAPER  
CDMA Unslotted ALOHA Systems with Packet Retransmission Control
Hiraku OKADA, Takeshi SATO, Takaya YAMAZATO, Masaaki KATAYAMA, Akira OGAWA, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1011-1020
Special SectionPAPER  
Probability Distribution of Delay in Cellular Mobile Networks with Hand-Off
Wuyi YUE, Yutaka MATSUMOTO, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1021-1026
Special SectionPAPER  
Security lssues in Mobile Information Networks
Thomas HARDJONO, Jennifer SEBERRY, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1027-1033
Special SectionPAPER  
Database Cache Management Algorithms of a Timing Constrained Database System in Mobile Computing Environments
Yuji WADA, Tadanori MIZUNO, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1034-1043
PAPER  Digital Signal Processing
Estimation of Coronary Artery Dimensions by Median Filtering Approach
Isam M. EL-NAQA, Mohammad J. MISMAR, Isam H. ZABALAWI, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1044-1050
PAPER  Digital Signal Processing
Convergence Analysis of Processing Cost Reduction Method of NLMS Algorithm with Correlated Gaussian Data
Kiyoshi TAKAHASHI, Noriyoshi KUROYANAGI, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1051-1059
PAPER  Nonlinear Problems
An Algorithm for Representing Nonseparable Functions by Separable Functions
Kiyotaka YAMAMURA, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1060-1067
PAPER  VLSI Design Technology and CAD
A 50 MHz CMOS Pipelined Majority Logic Decoder for (1057, 813) Difference-Set Cyclic Code
Kazumasa KOBAYASHI, Kouji YAMANO, Hideki KOKUBUN, Kiichi KOBAYASHI, 
Summary | Full Text:PDF

Vol.E79-A No.7  pp.1068-1078
PAPER  VLSI Design Technology and CAD
Implicit Representations of Graphs by OBDDs and Patricia BDDs
Mizuho IWAIHARA, Masanori HIROFUJI, 
Summary | Full Text:PDF

Current List: 37391 - 37400
go to Page Top