|
Vol.E81-A No.12
pp.2621-2629
Special SectionPAPER
Compiler
Instruction Scheduling to Reduce Switching Activity of Off-Chip Buses for Low-Power Systems with Caches
Hiroyuki TOMIYAMA, Tohru ISHIHARA, Akihiko INOUE, Hiroto YASUURA, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2630-2639
Special SectionPAPER
Compiler
A Binding Algorithm for Retargetable Compilation to Non-orthogonal DSP Architectures
Masayuki YAMAGUCHI, Nagisa ISHIURA, Takashi KAMBE, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2640-2645
Special SectionPAPER
Test
A Test Methodology for Core-Based System LSIs
Makoto SUGIHARA, Hiroshi DATE, Hiroto YASUURA, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2646-2654
Special SectionPAPER
Test
Register-Transfer Level Testability Analysis and Its Application to Design for Testability
Mizuki TAKAHASHI, Ryoji SAKURAI, Hiroaki NODA, Takashi KAMBE, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2655-2660
Special SectionPAPER
LSI Architecture
Evaluation of Shared DRAM for Parallel Processor System with Shared Memory
Hiroyuki KURINO, Keiichi HIRANO, Taizo ONO, Mitsumasa KOYANAGI, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2661-2667
Special SectionPAPER
LSI Architecture
Effectiveness of a High Speed Context Switching Method Using Register Bank
Jun-ichi ITO, Takumi NAKANO, Yoshinori TAKEUCHI, Masaharu IMAI, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2668-2672
PAPER
Digital Signal Processing
Design and Analysis of Expanding Channels in Distributed Data Acquisition and Control System
Xiubin ZHANG, Yun HU, Yinglu ZHANG, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2673-2678
PAPER
VLSI Design Technology and CAD
200-ps Interchip-Delay Field-Programmable MCM for Telecommunications
Masaru KATAYAMA, Takahiro MUROOKA, Toshiaki MIYAZAKI, Kazuhiro SHIRAKAWA, Kazuhiro HAYASHI, Takaki ICHIMORI, Kennosuke FUKAMI, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2679-2687
PAPER
VLSI Design Technology and CAD
A New Routing Method Considering Neighboring-Wire Capacitance Constraints
Takumi WATANABE, Kimihiro YAMAKOSHI, Hitoshi KITAZAWA, |
|
Summary | Full Text:PDF | |
|
Vol.E81-A No.12
pp.2688-2693
PAPER
Algorithms and Data Structures
New High-Order Associative Memory System Based on Newton's Forward Interpolation
Hiromitsu HAMA, Chunfeng XING, Zhongkan LIU, |
|
Summary | Full Text:PDF | |
| Current List: 34821 - 34830
|
|