A High Performance FPGA-Based Sorting Accelerator with a Data Compression Mechanism Ryohei KOBAYASHIKenji KISE
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2017/05/01 Vol. E100-DNo. 5 ;
pp. 1003-1015 Type of Manuscript: PAPER Category: Computer System Keyword: sorting, hardware accelerator, data compression, open source,
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/11/01 Vol. E92-ANo. 11 ;
pp. 2801-2808 Type of Manuscript: Special Section PAPER (Special Section on Smart Multimedia & Communication Systems) Category: Image Processing Keyword: Cascade Particle Filter, hardware accelerator, embedded systems, real-time processing,
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1993/10/25 Vol. E76-ANo. 10 ;
pp. 1705-1712 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: reconfigurable machine, logic simulation, FPGA, hardware accelerator,