|
| Keyword : dynamic power reduction
| |
| |
| |
|
CKVdd: A Clock-Controlled Self-Stabilized Voltage Technique for Reducing Dynamic Power in CMOS Digital Circuits
Ching-Hwa CHENG Chin-Hsien WANG | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C
No. 4 ;
pp. 391-400
Type of Manuscript:
Special Section PAPER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)
Category:
Keyword:
dynamic power reduction, ramp voltage, power switch, | | | Summary | Full Text:PDF | |
|
Leakage Power Reduction for Battery-Operated Portable Systems
Yun CAO Hiroto YASUURA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2003/12/01
Vol. E86-A
No. 12 ;
pp. 3200-3203
Type of Manuscript:
Special Section LETTER (Special Section on VLSI Design and CAD Algorithms)
Category: Power Optimization
Keyword:
bitwidth optimization, leakage power reduction, dynamic power reduction, | | | Summary | Full Text:PDF | |
|
|