Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2023/06/01 Vol. E106-CNo. 6pp. 312-320 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: video coding, HEVC, multi-chip, gem5, cache memory,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2022/06/01 Vol. E105-CNo. 6pp. 232-243 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: hybrid memory architecture, metadata, prefetch, address difference, performance,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2015/07/01 Vol. E98-CNo. 7pp. 550-558 Type of Manuscript: Special Section PAPER (Special Section on Low-Power and High-Speed Chips) Category: Keyword: insertion policy, dynamic cache resizing, energy consumption,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2012/02/01 Vol. E95-DNo. 2pp. 324-334 Type of Manuscript: Special Section PAPER (Special Section on Reconfigurable Systems) Category: Design Methodology Keyword: reconfigurable device, physical design, placement, routing, MPLD, FPGA, EDA,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/07/25 Vol. E78-DNo. 7pp. 889-894 Type of Manuscript: Special Section PAPER (Special Issue on Verification, Test and Diagnosis of VLSI Systems) Category: Keyword: built-in self-test (BIST), two-pattern test, fault coverage, transition coverage,