|
| Keisuke INOUE
| |
|
| |
|
|
A Formal Approach to Optimal Register Binding with Ordered Clocking for Clock-Skew Tolerant Datapaths Keisuke INOUE Mineo KANEKO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2012/12/01
Vol. E95-A
No. 12
pp. 2330-2337
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Logic Synthesis, Test and Verification Keyword: clock-skew, ordered clocking, high-level synthesis, | | | Summary | Full Text:PDF | |
| |
|
| |
|
| |
|
|
|