Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1996/11/25 Vol. E79-DNo. 11pp. 1523-1532 Type of Manuscript: PAPER Category: Computer Systems Keyword: RISC, cache memory, load-use hazard, load latency, address prediction,
Implementation Techniques for Fast OBDD Dynamic Variable Reordering Hiroshige FUJII
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1995/12/25 Vol. E78-ANo. 12pp. 1729-1734 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: ordered binary decision diagrams, dynamic variable reordering, sifting algorithm,
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1994/07/25 Vol. E77-CNo. 7pp. 1092-1100 Type of Manuscript: Special Section PAPER (Special Issue on Super Chip for Intelligent Integrated Systems) Category: Keyword: multiprocessor, shared FPU, on-chip cache, prefetch,