Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/08/01 Vol. E97-DNo. 8pp. 2166-2169 Type of Manuscript: LETTER Category: Computer System Keyword: cache coherence, non volatile memory, STT-RAM, chip multi-processor,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2014/04/01 Vol. E97-DNo. 4pp. 972-975 Type of Manuscript: LETTER Category: Computer System Keyword: filter cache, L0 cache, data cache, partial tag, partial address,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2000/02/25 Vol. E83-DNo. 2pp. 159-167 Type of Manuscript: PAPER Category: Computer Systems Keyword: multi-level cache inclusion property, snoopy protocol, CC-NUMA,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 1995/03/25 Vol. E78-DNo. 3pp. 231-236 Type of Manuscript: Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: High-Level Synthesis Keyword: high-level synthesis, scheduling, lower bound estimation,