Keyword : chip multi-processor


Write Avoidance Cache Coherence Protocol for Non-volatile Memory as Last-Level Cache in Chip-Multiprocessor
Ju Hee CHOI Jong Wook KWAK Chu Shik JHON 
Publication:   IEICE TRANSACTIONS on Information and Systems
Publication Date: 2014/08/01
Vol. E97-D  No. 8 ; pp. 2166-2169
Type of Manuscript:  LETTER
Category: Computer System
Keyword: 
cache coherencenon volatile memorySTT-RAMchip multi-processor
 Summary | Full Text:PDF