|
Vol.E72-E No.12
pp.1279-1284
Special SectionPAPER
Analog Signal Processing
Immittance Function Simulator Using a Single Current Conveyor
Akinori HIMURA, Yutaka FUKUI, Masaru ISHIDA, Masami HIGASHIMURA, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1285-1291
Special SectionPAPER
Analog Signal Processing
A High-Accuracy Switched-Capacitor Pipelined Analog-to-Digital Converter
Fumio UENO, Takahiro INOUE, Shinji ARAKI, Kenichi SUGITANI, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1292-1298
Special SectionPAPER
Analog Signal Processing
Realization and Analysis of New Switched-Capacitor AC-DC Converters
Ichirou OOTA, Fumio UENO, Takahiro INOUE, HUANG Bing Lian, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1299-1306
Special SectionPAPER
Digital Signal Processing
Computational Ordering of Digital Networks under Pipeline Constraints and Its Application to DSP Compilers
Nobuhiko SUGINO, Seiji OHBI, Akinori NISHIHARA, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1307-1316
Special SectionPAPER
Nonlinear Problems
A Homotopy Method for Numerically Solving Infinite Dimensional Convex Optimization Problems
Mitsunori MAKINO, Shin'ichi OISHI, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1317-1325
Special SectionPAPER
Nonlinear Problems
A Study of the Weak Non-linear Optimal Control Problem Using the Fixed Point Theorem
Yasunari SHIDAMA, Hiroo YAMAURA, Toyomi OHTA, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1326-1335
Special SectionPAPER
VLSI Design Technology
Large Scale Circuit Simulation Based on the Direct Method
Seijiro MORIYAMA, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1336-1343
Special SectionPAPER
VLSI Design Technology
Special Parallel Machine for LU Decomposition of a Large Scale Circuit Matrix and Its Performance
Nobuyuki TANAKA, Hideki ASAI, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1344-1349
Special SectionPAPER
VLSI Design Technology
The Least-Fixed-Point of Feedback-Loops of Logic Circuits for a Set of Input Strings
Shinji KIMURA, Hiromasa HANEDA, |
|
Summary | Full Text:PDF | |
|
Vol.E72-E No.12
pp.1350-1359
Special SectionPAPER
VLSI Design Technology
Placement Optimization by Trembling Spot-Check
Masahiko TOYONAGA, Hiroaki OKUDE, Toshiro AKINO, |
|
Summary | Full Text:PDF | |
|
Current List: 42181 - 42190
|