|
Vol.E75-C No.4
pp.539-546
Special SectionPAPER
Automated Bias Control (ABC) Circuit for High-Performance VLSI's
Tadahiro KURODA, Toshiyuki FUKUNAGA, Kenji MATSUO, Kazuhiko KASAI, Ayako HIRATA, Shinji FUJII, Masahiro KIMURA, Hiroaki SUZUKI, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.547-554
Special SectionPAPER
A 576K 3.5-ns Access BiCMOS ECL Static RAM with Array Built-in Self-Test
Henry A. BONGES, , R. Dean ADAMS, Archibald J. ALLEN, Roy FLAKER, Kenneth S. GRAY, Erik L. HEDBERG, W. Timothy HOLMAN, George M. LATTIMORE, David A. LAVALETTE, Kim Yen T. NGUYEN, Alan L. ROBERTS, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.555-557
Special SectionLETTER
An 8.5-ns 112-b Transmission Gate Adder with a Conflict-Free Bypass Circuit
T. SATO, M. SAKATE, H. OKADA, T. SUKEMURA, G. GOTO, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.558-561
Special SectionLETTER
High-Speed Low-Power AC-Coupled Complementary Push-Pull ECL Circuit
C. T. CHUANG, D. D. TANG, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.562-565
Special SectionLETTER
A Si Bipolar 5-Gb/s 8:1 Multiplexer and 4.2-Gb/s 1:8 Demultiplexer
M. OHUCHI, T. OKAMURA, A. SAWAIRI, F. KUNIBA, K. MATSUMOTO, T. TASHIRO, S. HATAKEYAMA, K. OKUYAMA, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.566-568
Special SectionLETTER
Multigigahertz Voltage-Controlled Oscillators in Advanced Silicon Bipolar Technology
Mehmet SOYUER, James D. WARNOCK, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.569-571
Special SectionLETTER
High-Speed CMOS I/O Buffer Circuits
Manabu ISHIBE, Shoji OTAKA, Junichi TAKEDA, Shigeru TANAKA, Yoshiaki TOYOSHIMA, Satoru TAKATSUKA, Shoichi SHIMIZU, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.572-575
Special SectionLETTER
A 1.7-V Adjustable I/O Interface for Low-Voltage Fast SRAM's
Koichiro ISHIBASHI, Katsuro SASAKI, Toshiaki YAMANAKA, Hiroshi TOYOSHIMA, Fumio KOJIMA, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.576-580
Special SectionLETTER
A Pulsed Sensing Scheme with a Limited Bit-Line Swing
R. E. SCHEUERLEIN, Y. KATAYAMA, T. KIRIHATA, Y. SAKAUE, A. SATOH, T. SUNAGA, T. YOSHIKAWA, K. KITAMURA, S. H. DHONG, |
|
Summary | Full Text:PDF | |
|
Vol.E75-C No.4
pp.581-583
Special SectionLETTER
Consideration of Poly-Si Loaded Cell Capacity Limits for Low-Power and High-Speed SRAM's
H. KATO, K. SATO, M. MATSUI, H. SHIBATA, K. HASHIMOTO, T. OOTANI, K. OCHII, |
|
Summary | Full Text:PDF | |
| Current List: 41201 - 41210
|
|