Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44044 documents match your query. Current List: 41191 - 41200

Vol.E75-C No.4  pp.467-471
Special SectionPAPER  
A Dual-Mode Sensing Scheme of Capacitor-Coupled EEPROM Cell
Masanori HAYASHIKOSHIHideto HIDAKAKazutami ARIMOTOKazuyasu FUJISHIMA
Summary | Full Text:PDF

Vol.E75-C No.4  pp.472-480
Special SectionPAPER  
A 512-kb Flash EEPROM Embedded in a 32-b Microcontroller
Clinton KUOMark WEIDNERThomas TOMSHenry CHOEKo-Min CHANGAnn HARWOODJoseph JELEMENSKYPhilip SMITH
Summary | Full Text:PDF

Vol.E75-C No.4  pp.481-486
Special SectionPAPER  
A New Erasing and Row Decoding Scheme for Low Supply Voltage Operation 16-Mb/64-Mb Flash Memories
Yoshikazu MIYAWAKITakeshi NAKAYAMAShin-ichi KOBAYASHINatsuo AJIKAMakoto OHIYasushi TERADAHideaki ARIMATsutomu YOSHIHARA
Summary | Full Text:PDF

Vol.E75-C No.4  pp.487-494
Special SectionPAPER  
Deep-Submicrometer BiCMOS Circuit Technology for Sub-10-ns ECL 4-Mb DRAM's
Takayuki KAWAHARAYoshiki KAWAJIRIGoro KITSUKAWAKazuhiko SAGARAYoshifumi KAWAMOTOTakesada AKIBAShisei KATOYasushi KAWASEKiyoo ITOH
Summary | Full Text:PDF

Vol.E75-C No.4  pp.495-500
Special SectionPAPER  
Cell-Plate Line Connecting Complementary Bit-Line (C3) Architecture for Battery-Operating DRAM's
Mikio ASAKURAKazutami ARIMOTOHideto HIDAKAKazuyasu FUJISHIMA
Summary | Full Text:PDF

Vol.E75-C No.4  pp.501-507
Special SectionPAPER  
Word-Line Architecture for Highly Reliable 64-Mb DRAM
Daisaburo TAKASHIMAYukihito OOWAKIRyu OGIWARAYohji WATANABEKenji TSUCHIDAMasako OHTAHiroaki NAKANOShigeyoshi WATANABEKazunori OHUCHI
Summary | Full Text:PDF

Vol.E75-C No.4  pp.508-515
Special SectionPAPER  
A High-Density Dual-Port Memory Cell Operation and Array Architecture for ULSI DRAM's
Hideto HIDAKAKazutami ARIMOTOKazuyasu FUJISHIMA
Summary | Full Text:PDF

Vol.E75-C No.4  pp.516-523
Special SectionPAPER  
A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier
Travis N. BLALOCKRichard C. JAEGER
Summary | Full Text:PDF

Vol.E75-C No.4  pp.524-529
Special SectionPAPER  
Temperature-Compensation Circuit Techniques for High-Density CMOS DRAM's
Dong-Sun MINSooin CHODong Soo JUNDong-Jae LEEYongsik SEOKDaeje CHIN
Summary | Full Text:PDF

Vol.E75-C No.4  pp.530-538
Special SectionPAPER  
High-Speed Sensing Techniques for Ultrahigh-Speed SRAM's
Hiroaki NAMBUKazuo KANETANIYouji IDEINoriyuki HOMMAKunihiko YAMAGUCHIToshirou HIRAMOTONobuo TAMBAMasanori ODAKAKunihiko WATANABETakahide IKEDAKenichi OHHATAYoshiaki SAKURAI
Summary | Full Text:PDF

Current List: 41191 - 41200
go to Page Top