Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44044 documents match your query. Current List: 40751 - 40760

Vol.E75-B No.11  pp.1186-1191
Special SectionPAPER  
Planar Inductor for Very Small DC-DC Converters
Toshiro SATOMichio HASEGAWATetsuhiko MIZOGUCHIMasashi SAHASHI
Summary | Full Text:PDF

Vol.E75-B No.11  pp.1192-1198
Special SectionPAPER  
AC Resistivity and Power Loss of Mn-Zn Ferrites
Seiichi YAMADAEtsuo OTSUKITsutomu OTSUKA
Summary | Full Text:PDF

Vol.E75-B No.11  pp.1199-1207
PAPER  Communication Networks and Service
Rete-Based Congestion Control in High Speed Packet-Switching Networks
Hiroshi INAIYuji KAMICHIKAMasayuki MURATAHideo MIYAHARA
Summary | Full Text:PDF

Vol.E75-B No.11  pp.1208-1219
PAPER  Switching and Communication Processing
Recursive Copy Networks for Large Multicast ATM Switches
Shigeru SHIMAMOTOWen De ZHONGYoshikuni ONOZATOJaidev KANIYIL
Summary | Full Text:PDF

Vol.E75-B No.11  pp.1220-1226
PAPER  Radio Communication
Analysis of Topographic Effects on SIR-B Imagery: Correlation of Image Intensity with Local Incidence Angles
Makoto SATAKEMasaharu FUJITANobuyoshi FUGONO
Summary | Full Text:PDF

Vol.E75-C No.11  pp.1303-1303
FOREWORD  
FOREWORD
Keikichi TAMARU
Summary | Full Text:PDF

Vol.E75-C No.11  pp.1304-1312
INVITED PAPER  
ULSI Technology Trends toward 256K/1G DRAMs
Masahiro KASHIWAGI
Summary | Full Text:PDF

Vol.E75-C No.11  pp.1313-1322
Special SectionPAPER  
Recessed Memory Array Technology for a Double Cylindrical Stacked Capacitor Cell of 256M DRAM
Kazuhiko SAGARATokuo KUREShoji SHUKURIJiro YAGAMINorio HASEGAWAHidekazu GOTOHisaomi YAMASHITA
Summary | Full Text:PDF

Vol.E75-C No.11  pp.1323-1332
Special SectionPAPER  
A ST (Stretchable Memory Matrix) DRAM with Multi-Valued Addressing Scheme
Tsukasa OOISHIMikio ASAKURAHideto HIDAKAKazutami ARIMOTOKazuyasu FUJISHIMA
Summary | Full Text:PDF

Vol.E75-C No.11  pp.1333-1343
Special SectionPAPER  
Stabilization of Voltage Limiter Circuit for High-Density DRAM's Using Pole-Zero Compensation
Hitoshi TANAKAMasakazu AOKIJun ETOHMasashi HORIGUCHIKiyoo ITOHKazuhiko KAJIGAYATetsurou MATSUMOTO
Summary | Full Text:PDF

Current List: 40751 - 40760
go to Page Top