Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 38941 - 38950

Vol.E77-C No.12  pp.1881-1887
Special SectionPAPER  Multimedia System LSIs
3-D CG Media Chip: An Experimental Single-Chip Architecture for Three-Dimensional Computer Graphics
Takao WATANABE, Kazushige AYUKAWA, Yoshinobu NAKAGOME, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1888-1894
Special SectionPAPER  Multimedia System LSIs
Ultra-High-Speed and Universal-Coding-Rate Viterbi Decoder VLSIC--SNUFEC VLSI--
Katsuhiko KAWAZOE, Shunji HONDA, Shuji KUBOTA, Shuzo KATO, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1895-1902
INVITED PAPER  Analog LSIs
Evolution of Mixed-Signal Communications LSIs
Masayuki ISHIKAWA, Tsuneo TSUKAHARA, Yukio AKAZAWA, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1903-1911
Special SectionPAPER  Analog LSIs
A Video-Rate 10-b Triple-Stage Bi-CMOS A/D Converter
Akira MATSUZAWA, Shoichiro TADA, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1912-1919
Special SectionPAPER  Analog LSIs
Digital Correction Technique for Multi-Stage Noise-Shaping with an RC-Analog Integrator
Yasuyuki MATSUYA, Naohiko YUHKI, Yukio AKAZAWA, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1920-1929
INVITED PAPER  Processors
An Overview of Video Coding VLSIs
Ryota KASAI, Toshihiro MINAMI, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1930-1936
Special SectionPAPER  Processors
A Half-Pel Precision Motion Estimation Processor for NTSC-Resolution Video
Shin-ichi URAMOTO, Akihiko TAKABATAKE, Mitsuyoshi SUZUKI, Hiroki SAKURAI, Masahiko YOSHIMOTO, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1937-1943
Special SectionPAPER  Processors
Neural Network Multiprocessors Applied with Dynamically Reconfigurable Pipeline Architecture
Takayuki MORISHITA, Iwao TERAMOTO, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1944-1950
INVITED PAPER  Processor Interfaces
High-Speed, Small-Amplitude I/O Interface Circuits for Memory Bus Application
Masao TAGUCHI, 
Summary | Full Text:PDF

Vol.E77-C No.12  pp.1951-1956
Special SectionPAPER  Processor Interfaces
A PLL-Based Programmable Clock Generator with 50-to 350-MHz Oscillating Range for Video Signal Processors
Junichi GOTO, Masakazu YAMASHINA, Toshiaki INOUE, Benjamin S. SHIH, Youichi KOSEKI, Tadahiko HORIUCHI, Nobuhisa HAMATAKE, Kouichi KUMAGAI, Tadayoshi ENOMOTO, Hachiro YAMADA, 
Summary | Full Text:PDF

Current List: 38941 - 38950
go to Page Top