|
Vol.E79-C No.10
pp.1442-1448
PAPER
Microwave and Millimeter Wave Technology
Modeling on Statistical Distribution of Optimal Noise Figure in Pulse-Doped GaAs MESFET's
Nobuo SHIGA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.10
pp.1449-1454
PAPER
Microwave and Millimeter Wave Technology
A Power-Combining system of Four Oscillators Using an Eight-Port Hybrid
Isao OHTA, Tadashi KAWAI, Yoshihiro KOKUBO, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.10
pp.1455-1461
PAPER
Recording and Memory Technologies
Performance Improvement of PRML System for (1, 7) RLL Code
Hisashi OSAWA, Makoto OKADA, Kohei WAKAMIYA, Yoshihiro OKAMOTO, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.10
pp.1462-1466
PAPER
Materials
The Long-Term Charge Storage Mechanism of Silicon Dioxide Electrets for Microsystems
Mitsuo ICHIYA, Takuro NAKAMURA, Shuji NAKATA, Jacques LEWINER, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.10
pp.1467-1471
LETTER
Microwave and Millimeter Wave Technology
A Novel Technique of Harmonic Rejection of the Sequential Type PLL Phase Detector and Its Application to Single-Loop Frequency Synthesis
S. K. SEN, S. SARKAR, P. K. GUPTA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-C No.10
pp.1472-1474
LETTER
Microwave and Millimeter Wave Technology
Waveguide Bandpass Filter of Millimeter Waves Using Two Ferrite Chips
Hirofumi HASEGAWA, Hitoshi SHIMASAKI, Makoto TSUTSUMI, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.10
pp.1371-1372
FOREWORD
FOREWORD
Hiroto YASUURA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.10
pp.1373-1381
Special SectionPAPER
Hardware-Software Codesign
Satsuki: An Integrated Processor Synthesis and Compiler Generation System
Barry SHACKLEFORD, Mitsuhiro YASUDA, Etsuko OKUSHI, Hisao KOIZUMI, Hiroyuki TOMIYAMA, Hiroto YASUURA, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.10
pp.1382-1388
Special SectionPAPER
High-Level Synthesis
ASYL-SdF: A Synthesis Tool for Dependability in Controllers
Raphael ROCHET, Regis LEVEUGLE, Gabriele SAUCIER, |
|
Summary | Full Text:PDF | |
|
Vol.E79-D No.10
pp.1389-1395
Special SectionPAPER
High-Level Synthesis
A Floorplan Based Methodology for Data-Path Synthesis of Sub-Micron ASICs
Vasily G. MOSHNYAGA, Keikichi TAMARU, |
|
Summary | Full Text:PDF | |
|
Current List: 37161 - 37170
|