Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/03/25 Vol. E82-ANo. 3 ;
pp. 504-511 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: delay minimization, cell-based design, critical path analysis,