|
| Keyword : wire sizing
| |
| |
|
A New Clock Routing Algorithm Using Link-Edge Insertion for High Performance IC Design Kwang-Ki RYOO Hyunchul SHIN Jong-Wha CHONG | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2000/06/25
Vol. E83-A
No. 6 ;
pp. 1115-1122
Type of Manuscript:
Special Section PAPER (Special Section of Papers Selected from 1999 International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC'99))
Category: Keyword: clock routing, bounded skew, topology, wire sizing, | | | Summary | Full Text:PDF | |
|
|