On Gate Level Power Optimization of Combinational Circuits Using Pseudo Power Gating Yu JINShinji KIMURA
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2012/12/01 Vol. E95-ANo. 12 ;
pp. 2191-2198 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Physical Level Design Keyword: dynamic power reduction, switching activity reduction, controlling value-based power controlling, BDD,