Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2014/12/01 Vol. E97-ANo. 12pp. 2507-2517 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: High-Level Synthesis and System-Level Design Keyword: engineering change, high-level synthesis, energy efficiency,
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2009/06/01 Vol. E92-ANo. 6pp. 1464-1475 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: software pipelining, interconnect delay, high level synthesis, scheduling, performance,
Publication: IEICE TRANSACTIONS on Information and Systems Publication Date: 2005/06/01 Vol. E88-DNo. 6pp. 1159-1167 Type of Manuscript: PAPER Category: Computer Components Keyword: PLA, module generator, cell generation, HDL behavior generation,