Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 38681 - 38690

Vol.E78-A No.3  pp.300-305
Special SectionPAPER  Neural Networks
Asymmetric Neural Network and Its Application to Knapsack Problem
Akira YAMAMOTO, Masaya OHTA, Hiroshi UEDA, Akio OGIHARA, Kunio FUKUNAGA, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.306-313
Special SectionPAPER  Numerical Analysis and Optimization
A Worst-Case Optimization Approach with Circuit Performance Model Scheme
Masayuki TAKAHASHI, Jin-Qin LU, Kimihiro OGAWA, Takehiko ADACHI, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.314-321
Special SectionPAPER  VLSI Design Technology and CAD
A New Concept of Differential-Difference Amplifier and Its Application Examples for Mixed Analog/Digital VLSI Systems
Zdzislaw CZARNUL, Tetsuya IIDA, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.322-330
Special SectionPAPER  VLSI Design Technology and CAD
High-Level Synthesis of a Multithreaded Processor for Image Generation
Takao ONOYE, Toshihiro MASAKI, Isao SHIRAKAWA, Hiroaki HIRATA, Kozo KIMURA, Shigeo ASAHARA, Takayuki SAGISHIMA, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.331-336
Special SectionPAPER  VLSI Design Technology and CAD
LP Based Cell Selection with Constraints of Timing, Area, and Power Consumption
Yutaka TAMIYA, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.337-344
Special SectionPAPER  VLSI Design Technology and CAD
A Hybrid Hierarchical Global Router for Multi-Layer VLSI's
Masayuki HAYASHI, Shuji TSUKIYAMA, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.345-352
Special SectionPAPER  VLSI Design Technology and CAD
A Global Router for Analog Function Blocks Based on the Branch-and-Bound Algorithm
Tadanao TSUBOTA, Masahiro KAWAKITA, Takahiro WATANABE, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.353-362
Special SectionPAPER  VLSI Design Technology and CAD
An Efficient Scheduling Algorithm for Pipelined Instruction Set Processor and Its Application to ASIP Hardware/Software Codesign
Nguyen Ngoc BINH, Masaharu IMAI, Akichika SHIOMI, Nobuyuki HIKICHI, Yoshimichi HONMA, Jun SATO, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.363-370
Special SectionPAPER  Graphs and Networks
Connectivity Problems on Area Graphs for Locally Striking Disasters--Direct NA-Connection--
Hiro ITO, 
Summary | Full Text:PDF

Vol.E78-A No.3  pp.371-381
Special SectionPAPER  Graphs and Networks
Concurrency and Periodicity Analysis of Acyclic-Graph Evolution Driven by Node Firing
Morikazu NAKAMURA, Kenji ONAGA, Seiki KYAN, 
Summary | Full Text:PDF

Current List: 38681 - 38690
go to Page Top