Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44163 documents match your query. Current List: 34721 - 34730

Vol.E82-A No.1  pp.145-158
PAPER  VLSI Design Technology and CAD
The Integrated Scheduling and Allocation of High-Level Test Synthesis
Tianruo YANG, 
Summary | Full Text:PDF

Vol.E82-A No.1  pp.159-166
PAPER  VLSI Design Technology and CAD
A Power and Delay Optimization Method Using Input Reordering in Cell-Based CMOS Circuits
Masanori HASHIMOTO, Hidetoshi ONODERA, Keikichi TAMARU, 
Summary | Full Text:PDF

Vol.E82-A No.1  pp.167-172
PAPER  Numerical Analysis and Optimization
An Algorithm for Finding All Solutions of a Hysteresis Neural Network
Yuji KOBAYASHI, Kenya JIN'NO, Toshimichi SAITO, 
Summary | Full Text:PDF

Vol.E82-A No.1  pp.173-177
LETTER  Numerical Analysis and Optimization
Floating-Point Divide Operation without Special Hardware Supports
Takashi AMISAKI, Umpei NAGASHIMA, Kazutoshi TANABE, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.1-13
PAPER  Communication Networks and Services
PPCN: A High-Performance Copy Network for Large Scale ATM Switching Systems
Wen-Tsuen CHEN, Yao-Wen DENG, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.14-23
PAPER  Communication Networks and Services
Call Admission Control for QoS Provisioning in Multimedia Wireless ATM Networks
Doo Seop EOM, Masashi SUGANO, Masayuki MURATA, Hideo MIYAHARA, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.24-33
PAPER  Communication Networks and Services
Subjective Assessment of Stored Media Synchronization Quality in the VTR Algorithm
Fadiga KALADJI, Yutaka ISHIBASHI, Shuji TASAKA, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.34-38
PAPER  Switching and Communication Processing
On Priority Scheduling Algorithm at ATM Switches with Multi-Class Output Buffers
Kwang-Hyun SHIM, Ji-Myong NHO, Jong-Tae LIM, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.39-47
PAPER  Switching and Communication Processing
Fast Admission Control for Rate Monotonic Schedulers
Tsern-Huei LEE, An-Bang CHANG, 
Summary | Full Text:PDF

Vol.E82-B No.1  pp.48-59
PAPER  Switching and Communication Processing
A Refined Model for Performance Analysis of Buffered Banyan Networks with and without Priority Control
King-Sun CHAN, Kwan L. YEUNG, Sammy C. H. CHAN, 
Summary | Full Text:PDF

Current List: 34721 - 34730
go to Page Top