Warning: Undefined array key "lang" in /var/www/02search_html/bin/search_result.php on line 70

Warning: Undefined array key "input_data" in /var/www/02search_html/bin/search_result.php on line 199

Warning: Undefined array key "Begin_V" in /var/www/02search_html/bin/search_result.php on line 249
IEICE Trans
Search of Paper Information

Search Results

Total 44044 documents match your query. Current List: 3011 - 3020

Vol.E105-A No.3  pp.417-424   Open Access Paper
Special SectionPAPER  Communication Theory and Signals
User Identification and Channel Estimation by Iterative DNN-Based Decoder on Multiple-Access Fading Channel
Lantian WEIShan LUHiroshi KAMABEJun CHENG
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.425-427   Open Access Paper
Special SectionLETTER  Information Theory
Upper Bound on Privacy-Utility Tradeoff Allowing Positive Excess Distortion Probability
Shota SAITOToshiyasu MATSUSHIMA
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.428-432   Open Access Paper
Special SectionLETTER  Communication Theory and Signals
Spatial Vectors Effective for Nakagami-m Fading MIMO Channels
Tatsumi KONISHIHiroyuki NAKANOYoshikazu YANOMichihiro AOKI
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.433-435
Special SectionLETTER  Neural Networks and Bioengineering
The Ratio of the Desired Parameters of Deep Neural Networks
Yasushi ESAKIYuta NAKAHARAToshiyasu MATSUSHIMA
Summary | Full Text:PDF

Vol.E105-A No.3  pp.436-436   Open Access Paper
FOREWORD  
FOREWORD
Yoshinori TAKEUCHI
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.437-447   Open Access Paper
Special SectionPAPER  
An Overflow/Underflow-Free Fixed-Point Bit-Width Optimization Method for OS-ELM Digital Circuit
Mineto TSUKADAHiroki MATSUTANI
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.448-458
Special SectionPAPER  
Reconfigurable Neural Network Accelerator and Simulator for Model Implementation
Yasuhiro NAKAHARAMasato KIYAMAMotoki AMAGASAKIQian ZHAOMasahiro IIDA
Summary | Full Text:PDF

Vol.E105-A No.3  pp.459-467   Open Access Paper
Special SectionPAPER  
A Hardware Oriented Approximate Convex Hull Algorithm and its FPGA Implementation
Tatsuma MORITaito MANABEYuichiro SHIBATA
Summary | FreeFull Text:PDF

Vol.E105-A No.3  pp.468-477
Special SectionPAPER  
FPGA Implementation of a Stream-Based Real-Time Hardware Line Segment Detector
Taito MANABETaichi KATAYAMAYuichiro SHIBATA
Summary | Full Text:PDF

Vol.E105-A No.3  pp.478-486
Special SectionPAPER  
A 6.5Gb/s Shared Bus Using Electromagnetic Connectors for Downsizing and Lightening Satellite Processor System
Atsutake KOSUGEMototsugu HAMADATadahiro KURODA
Summary | Full Text:PDF

Current List: 3011 - 3020
go to Page Top