|
Vol.E105-D No.8
pp.1472-1480
PAPER
Image Recognition, Computer Vision
BFF R-CNN: Balanced Feature Fusion for Object Detection
Hongzhe LIU, Ningwei WANG, Xuewei LI, Cheng XU, Yaze LI, |
|
Summary | Full Text:PDF | |
|
Vol.E105-D No.8
pp.1481-1489
PAPER
Natural Language Processing
A Hierarchical Memory Model for Task-Oriented Dialogue System
Ya ZENG, Li WAN, Qiuhong LUO, Mao CHEN, |
|
Summary | Full Text:PDF | |
|
Vol.E105-D No.8
pp.1490-1494
LETTER
Software Engineering
Improving Fault Localization Using Conditional Variational Autoencoder
Xianmei FANG, Xiaobo GAO, Yuting WANG, Zhouyu LIAO, Yue MA, |
|
Summary | Full Text:PDF | |
|
Vol.E105-D No.8
pp.1495-1500
LETTER
Pattern Recognition
An Interpretable Feature Selection Based on Particle Swarm Optimization
Yi LIU, Wei QIN, Qibin ZHENG, Gensong LI, Mengmeng LI, |
|
Summary | Full Text:PDF | |
|
Vol.E105-D No.8
pp.1501-1505
LETTER
Speech and Hearing
Label-Adversarial Jointly Trained Acoustic Word Embedding
Zhaoqi LI, Ta LI, Qingwei ZHAO, Pengyuan ZHANG, |
|
Summary | Full Text:PDF | |
|
Vol.E105-A No.7
pp.1020-1027
PAPER
Digital Signal Processing
IEEE754 Binary32 Floating-Point Logarithmic Algorithms Based on Taylor-Series Expansion with Mantissa Region Conversion and Division
Jianglin WEI, Anna KUWANA, Haruo KOBAYASHI, Kazuyoshi KUBO, |
|
Summary | Full Text:PDF | |
|
Vol.E105-A No.7
pp.1028-1037
PAPER
Analog Signal Processing
Joint Wideband Spectrum and DOA Estimation with Compressed Sampling Based on L-Shaped Co-Prime Array
Wanghan LV, Lihong HU, Weijun ZENG, Huali WANG, Zhangkai LUO, |
|
Summary | Full Text:PDF | |
|
Vol.E105-A No.7
pp.1038-1048
PAPER
Systems and Control
MFG-Based Decentralized Charging Control Design of Large-Scale PEVs with Consideration of Collective Consensus
Qiaobin FU, Zhenhui XU, Kenichi TAKAI, Tielong SHEN, |
|
Summary | Full Text:PDF | |
|
Vol.E105-A No.7
pp.1049-1060
PAPER
VLSI Design Technology and CAD
Hardware-Trojan Detection Based on the Structural Features of Trojan Circuits Using Random Forests
Tatsuki KURIHARA, Nozomu TOGAWA, |
|
Summary | Full Text:PDF | |
|
Vol.E105-A No.7
pp.1061-1069
PAPER
VLSI Design Technology and CAD
Design Verification Methodology of Pipelined RISC-V Processor Using C2RTL Framework
Eiji YOSHIYA, Tomoya NAKANISHI, Tsuyoshi ISSHIKI, |
|
Summary | Full Text:PDF | |
| Current List: 2711 - 2720
|
|