Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1996/06/25 Vol. E79-ANo. 6 ;
pp. 883-891 Type of Manuscript: PAPER Category: VLSI Design Technology and CAD Keyword: formal verification, pipeline, processor, correctness, mathematical induction,