|
| Keyword : logic minimization
|
On Easily Reconstructable Logic Functions
Tsutomu SASAO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2024/08/01
Vol. E107-D
No. 8 ;
pp. 913-921
Type of Manuscript:
Special Section PAPER (Special Section on Multiple-Valued Logic and VLSI Computing)
Category:
Keyword:
complexity of logic function, random function, monotone function, threshold function, logic minimization, partially defined function, classification, data mining, machine learning, generalization ability, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
|
Output Phase Optimization for AND-OR-EXOR PLAs with Decoders and Its Application to Design of Adders
Debatosh DEBNATH Tsutomu SASAO | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2005/07/01
Vol. E88-D
No. 7 ;
pp. 1492-1500
Type of Manuscript:
Special Section PAPER (Special Section on Recent Advances in Circuits and Systems--Part 1)
Category: Digital Circuits and Computer Arithmetic
Keyword:
three-level network, logic minimization, adder, programmable logic, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
| |
| |
| |
| |
|
|