Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1997/04/25
Vol. E80-C
No. 4 ;
pp. 550-556
Type of Manuscript:
INVITED PAPER (Special Issue on Circuit Technologies for Memory and Analog LSIs)
Category: Memory LSI Keyword: DRAM, hierarchical word line, partial subarray activation, |