Power Reduction of New Divided Layer Bitline Dual Port SRAM with a-Si/Ti Local Wiring Scheme Koichi MORIKAWAJiro IDA
Publication: IEICE TRANSACTIONS on Electronics Publication Date: 1996/12/25 Vol. E79-CNo. 12 ;
pp. 1713-1719 Type of Manuscript: Special Section PAPER (Special Issue on Low-Power LSI Technologies) Category: Keyword: local wiring, junction capacitance, embedded SRAM, coupling noise,