Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2009/04/01
Vol. E92-C
No. 4 ;
pp. 517-521
Type of Manuscript:
Special Section LETTER (Special Section on Low-Leakage, Low-Voltage, Low-Power and High-Speed Technologies for System LSIs in Deep-Submicron Era)
Category: Keyword: way-enabling mechanism, branch information, embedded processor and low power instruction cache design, |