Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 1993/11/25
Vol. E76-C
No. 11 ;
pp. 1595-1603
Type of Manuscript:
Special Section PAPER (Special Issue on LSI Memories)
Category: DRAM Keyword: line-mode test, data inversion register, main-sub I/O line architecture, |