|
| Keyword : source coding
| |
| |
|
Properties of k-Bit Delay Decodable Codes
Kengo HASHIMOTO Ken-ichi IWATA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2024/03/01
Vol. E107-A
No. 3 ;
pp. 417-447
Type of Manuscript:
Special Section PAPER (Special Section on Information Theory and Its Applications)
Category: Source Coding and Data Compression
Keyword:
data compression, source coding, decoding delay, | | | Summary | Full Text:PDF | |
|
Achievable Rate Regions for Source Coding with Delayed Partial Side Information
Tetsunao MATSUTA Tomohiko UYEMATSU | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2019/12/01
Vol. E102-A
No. 12 ;
pp. 1631-1641
Type of Manuscript:
Special Section PAPER (Special Section on Information Theory and Its Applications)
Category: Shannon Theory
Keyword:
achievable rate region, delay, side information, source coding, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
|
Improvement of Upper Bound to the Optimal Average Cost of the Variable Length Binary Code
Tsutomu KAWABATA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1999/10/25
Vol. E82-A
No. 10 ;
pp. 2208-2209
Type of Manuscript:
Special Section LETTER (Special Section on Information Theory and Its Applications)
Category: Source Coding
Keyword:
average cost, variable length code, source coding, balanced tree, | | | Summary | Full Text:PDF | |
| |
| |
| |
|
Source Coding of Sentences with Truth Values on a [0,1]-Valued Logic System
Hisashi SUZUKI Suguru ARIMOTO | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1994/08/25
Vol. E77-A
No. 8 ;
pp. 1371-1374
Type of Manuscript:
Special Section LETTER (Special Section on Information Theory and Its Applications)
Category:
Keyword:
source coding, sentences, truth values, [0,1]-valued logic system, | | | Summary | Full Text:PDF | |
| |
|
|