Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2008/12/01
Vol. E91-A
No. 12 ;
pp. 3803-3811
Type of Manuscript:
PAPER
Category: VLSI Design Technology and CAD Keyword: clock scheduling, general-synchronous framework, peak power reduction, peak power wave estimation, |