Publication: IEICE TRANSACTIONS on Electronics Publication Date: 2000/11/25 Vol. E83-CNo. 11 ;
pp. 1733-1738 Type of Manuscript: Special Section PAPER (Special Issue on Low-power LSIs and Technologies) Category: Keyword: low-power, leveling, dynamic logic, over-lapped clock, power control,